Fig.1




Fig.2 Virtical Shift Register Image Array **Noise Cancellation Circuit** Cyclic A/D Converter Redundant/Non Redundant Converter Digital Output **Data Shift Register** N **Horizontal Shift Register** 

Fig.3




Fig.4




Fig.5





Fig.6







Fig.8






Fig.10




Fig.11




Fig.12




Fig.13




Fig.14




Fig.15




Fig.17

